Abstract-TPS (Taiwan PhotonSource
INTRODUCTION
TPS is a 3 GeV synchrotron facility with very low emittance and thus is capable of generating ultra-brightness beam source for advanced scientific studies in a variety of areas such as molecular, material, life and medicine related subjects [1] . TPS is a concentric ring, in which booster and storage ring are built and located in the same tunnel. The 50 MeV electron beam coming out of the linear accelerator is ramped up to 3 GeV with 3 Hz repetition rate in the booster ring and then extracted to the storage ring which has a circumference of 518.4 m . The lattice of the TPS storage ring is composed of 24 double-bend cells with 6-fold symmetry. TPS had started commissioning since 2014. It has successfully delivered over 500 mA at the end of 2015 and is scheduled to be ready for user operation in 2016.
For it is designed to have a very small beam sizes both in the vertical and horizontal plane and it is required that the beam position stability is in the order of tens of µm. In order to the achieve this strict beam position requirement and keep the beam travel in the defined closed orbit range, fast orbit feedback system (FOFB) has to be utilized [2] .
Starting from 2016, the FOFB system is installed, tested and proved to be effective in maintaining the beam trajectory to the reference closed orbit by eliminating perturbations coming from different sources like magnet strength errors, alignment errors and vibration caused by water pipes close to the magnets and other sources [3] . FOFB mainly consists of 3 major key components: Beam Position Monitor (BPM), orbit compensation computation unit and corrector power supply with specialized fast and slow setting control interface. In FOFB, total 170 BPMs and 96 fast correctors (Horizontal and Vertical Combined Type) installed in the storage ring lattice, therefore 192 fast corrector power supplies are needed to provide kick strength to correct the beam position deviation when necessary.
At the present time, bipolar four-quadrant power converter modules with centralized corrector power supply controller (CPSC) are used. There are total 8 power modules each with independent analog PID controller and one CPSC placed in the middle of a racket. The digital current commands are fed from the FOFB system to CPSC, where these commands are translated to analog ones by high-resolution DACs (Digital-toAnalog Converter). The power module is able to deliver 10 A with -3 dB bandwidth up to 3 KHz.
The FOFB system modifies the fast correctors with 10 KHz update rate. The maximum corrected current value is set at 1% of the 10 A output, which is equivalent to maximum 0.1 A per 100 us (10 KHz). This means that for a maximum 0.1 A step correction, the rise time and settling time of the fast corrector power supply should fall within 100 us period.
Even these power modules work with the FOFB system currently, common problems associated the analog PID controller still exist. First, it is not easy to realize highresolution DACs with ultra-low noise. Second, tuning the PID control parameters for all the 192 power supplies is difficult considering the capacitor and resistor value tolerance and component variation of the precision amplifiers used to constitute the analog PID controller. Moreover, the rise and settling time of the step response do not meet the FOFB specifications and the working bandwidth is expected to be wider to further extend FOFB's position error suppression ability to cope with higher frequency beam position perturbation. This paper describes the design and implementation of a fast corrector power supply with digital control loop based on embedded microprocessor and FPGA [5] [6] . With the digital architecture, the time and frequency domain response for 192 power modules is expected to be much more consistent, the PID parameters are easier to adjust and besides these, the working bandwidth is extended and the rise time is reduced with proper controller design and switching scheme strategy. A prototype was also built to verify if its performances meet the desired requests.
II. PROTOPYE DESIGN
The prototype design is based on the fast corrector power converter module with analog PI control. The corrector power module is developed and constructed by the NSRRC's power supply group of NSRRC and the Center for Measurement Standards of Industrial Technology Research Institute (CMS, ITRI) [4] .
The ±10A/±50V corrector magnet power converter adopts H-bridge topology with 30 kHz switching frequency. MOSFETs with reduced (MOSFET on resistance) and precision shunt resistor with ultra-low temperature drift and fast frequency response are used to increase the working bandwidth. As a result, the achievable -3 dB bandwidth is 3.4 kHz and rise time of the small signal step response (0.1 A step) is about 142 us. However, the time domain performance of the analog fast corrector power supply still not fully satisfies the needs for the FOFB system with 10 KHz update rate, which requires the rise time small signal step response to fall with 100 us (10 KHz update rate). Hence, in order to speed up the step transient performance and further extend the working bandwidth for better orbit deviation elimination, the controller part of the present fast corrector power module is redesigned in the digital domain.
A. Power Circuit Topology

FIGURE I. POWER STAGE OF FAST CORRECTOR POWER SUPPLY
The equivalent circuit topology of the fast corrector power converter is shown in Figure I . The 48V DC comes from offthe-self 1.5 KW AC-to-DC switching regulator and is connected to the DC bus terminals. The circuit is composed of a filter and energy storage capacitor, four MOSFET switches forming the H-bridge in two legs (S1/S3 and S2/S4) with embedded anti-parallel diode and damped output low pass filter.
The design parameters are listed in Table I . The -domain transfer functions of the magnet load and the low pass filter are expressed as follows:
B. Switching Methodology
Complementary unipolar switching scheme is adopted for the Pulse-Width-Modulation (PWM) switching and the switching mechanism is shown in Figure II [7] . With this control technique, the MOSFETs of each leg are controlled independently of the other leg and the PWM control signals in the same leg are compliment to each other. The switching signals are such that S1, S2, S3 and S4 are generated by comparing the current command and its negation to the reference triangular waveform . When is greater than , S1 is turned ON, and when is greater than , S3 is ON, while S2 and S4 are compliment to S1 and S3 respectively. The major benefit with this control scheme is that ripple frequency of the output current will be 100 KHz, which is twice that of the 50 KHz PWM frequency and thus, the damped filter design is made easier while the filter component size can be reduced due to this ripple frequency doubling. The transfer function of the PWM scheme can be obtained as follows: Assume that during a switching period , the control input remains constant.
FIGURE II. UNIPOLAR SWITCHING DIAGRAM OF PWM
The relation of the on-duty ratio and the PWM control input can be approximated and expressed as (1) (2) where is half of the peak-to-peak amplitude of the PWM triangle waveform. And the averaged output voltage is given by (3) By replacing in equation (2) into equation (3), becomes (4) Then substituting the of equation (1) into equation (4),
where is the derived transfer function of the complementary unipolar switching scheme.
III. CONTROLLER DESIGN
The overall closed-loop control system can be constructed by using derived transfer functions of the magnet load , the low pass filter and the PWM converter gain obtained above. The block diagram of the closed loop system is depicted in Figure III .
FIGURE III. BLOCK DIAGRAM OF THE CLOSED LOOP SYSTEM
The open loop transfer function is expressed as
Then the closed loop transfer function of the overall control system can be derived as where the represents the feedback gain and is assumed as 1.
The controller is designed using the Ziegler-Nichols method with the assistance of Simulink/Matlab toolbox. Figure IV shows the mathematical simulation model with Simulink. This is a mixed mode model simulation, where the transfer functions of each block is obtained as above in sdomain except the PID block, which is expressed in discrete zdomain. An AD converter (analog-to-digital converter) model, which is equivalent to a Zero-Order-Hold, is used to convert the analog feedback current to discrete data format with 50 KHz sampling frequency.
FIGURE IV. SIMULINK SIMULATION MODEL
The design goals to be achieved is listed in Table II. The 0.1 A step response of the fast corrector magnet with the tuned PID controller values is shown in Figure V . The risetime is at 63.26 us, which is less than the 100 us constraint and other specifications are also met with the tuned values.
FIGURE V. SIMULATED STEP RESPONSE
In the following section, the hardware implementation of the digital TPS fast corrector will be explained in detail using the PID controller designed as derived above.
IV. HARDWARE DESIGN
The hardware architecture to realize the digital fast corrector power supply for the TPS ring is depicted in Figure  VI . The digital power converter architecture consists of four building blocks : an NI embedded device with FPGA with digital IO ports, a single channel 18bits zero-latency successive approximation (SAR) ADC, a four channel DAC converters, and fast corrector power converter stage connected to a fast corrector magnet load. All the PID parameters and current command are sent to hardware module from PC through the Ethernet. The output current is measured and converted to voltage signal using 0.1 Ohm high precision shut resistor with 0.1% tolerance and 1ppm/K temperature drift. The voltage signal is buffered and amplified with a gain of 10 and then amplified signal is sampled by zero-latency 18 Bits ADS8382 ADC with 50 KHz sampling rate. The sampled current feedback data is retrieved back to the FPGA module to produce together with the current command the error signal to the digital PID block. The compensated command is calculated in PID and output to the PWM converter to generate the MOSFET switching signals for the H-bridge power stage. The four-channel DACs are used to observe the command input and tracking error for easy comparison purpose through external digital oscilloscope. The photo of the realized digital fast corrector power supply is shown in Figure VII . 
V. EXPERIMENTAL RESULTS
To validate the designed power supply, a prototype has been built and tested if the performances meet the design requirements. For external output current measurement, high precision, wide bandwidth DCCT unit (ITZ 600 ULTRASTAB, Danfysik) is employed. The output current together with the current command output from DAC are monitored by oscilloscope to observe the designed performance. Figure VIII shows the 0.1 A step response. The yellow line is the 0.1 A step command from DAC while the grey and blue one are the current output of the prototype digital and existing analog version of fast corrector power supply respectively. The rise time of the proposed digital prototype is about 68 us, which is slower than the 63 us simulated result but still falls well within the specified 100 us FOFB update interval. Furthermore, compared to 126 us rise time of the analog version, the rise time of the digital prototype is significantly improved. Also the frequency response of the experimental prototype is measured and compared to the simulation as shown in Figure IX . The -3dB bandwidth of the prototype system is at 9.25 KHz. The measured phase margin is and the gain margin is 10 dB, while the simulation results give and 4.98 dB. From both the step and frequency responses, the performances of the proposed digital system is close to that of the mathematical model simulation and above all, meet the specifications as desired by the TPS FOFB system. This paper presents a preliminary digital power supply design for the TPS storage ring fast corrector based on off-theshelf embedded micro-controller board with FPGA and precision zero latency ADC. The proposed power supply control architecture is proved to be a compact current-mode controller with high bandwidth and fast transient. The experimental results also validate that the design satisfies the time-domain step response performance necessary for the FOFB system with 10 KHz update rate. With the capability of adjusting the discrete PID gains more efficiently to adapt to various types of magnet loads, this implies that a more robust and reliable performance can be expected than the analog design one.
